

# SNPD1680 Series

## USB Type-C Port Controller

---

### 1 Introduction

#### 1.1 Features

- Memory configuration
  - 16 KB on-chip flash programming memory
  - 1.25 KB SRAM
- 8-bit 8051 with  $F_{CPU}$  up to 8 MHz
- On-Chip Debug System (OCDS) interface
- Built-in Watchdog Timer (WDT)
- Interrupt sources including BMC, QC I/O, ADC, OVP, UVP, SCP, OCP, OTP, NDT, T0, and T1
- 5V I/O pin configuration
  - Bi-directional
  - Wakeup I/Os
  - Pull-up resistors
  - 10 mA source and sink current
- High voltage I/O pin configuration
  - Gate driver control I/O for external MOS: VBUS\_CTRL
  - Sink currents for discharge and monitor: DISC\_MON
  - Cathode I/O for shunt regulator: CATH
- Type-C and USB-PD support
  - USB PD3.0 Version 1.2 specification including Programmable Power Supply (PPS) mode
  - Configurable resistors  $R_P$  and  $R_D$
  - One USB Type-C port and one Type-A port
  - VCONN power and switch for reading E-Marked cable
- Quick Charge™ (QC) protocol
  - Supports one set of QC I/O and integrates all required terminations on DP/DM lines
  - Supports BC1.2, QC 2.0/3.0/4.0/4.0+
- Shunt regulator
  - Analog regulation of secondary side feedback node (optocoupler)
  - For VBUS control with step 20 mV, 14.6 mV or 10 mV ranging from 3V to 24.5V output
  - Constant current or constant voltage mode
  - Supports low-side current sensing for constant current feedback for the optocoupler
- Operating voltage and temperature
  - 3V to 24.5V operation from VCC with 30V tolerance
  - Working temperature range: -40°C to 105°C
- Internal 5V regulator output
  - Power input from VCC
  - Driving current 20 mA output with external 1  $\mu$ F capacitor
- Low-side Current Sense Amplifier (LSCSA)
  - Programmable gain control: 20, 40, 60, 80, and 100
  - Built-in offset cancellation
- Built-in 12-bit SAR ADC with 4-level internal reference
  - Up to two channels of ADC input
  - Internal reference voltage: 2V, 3V, 4V, and VDD
- Two 8-bit timers: T0 and T1
- 2.6V LVD for VDD
- System clocks
  - Internal high clock: RC type 32 MHz
  - Internal low clock: RC type 16 kHz
- Three operating modes
  - Normal mode: Both high and low clocks are active
  - Idle mode: Wakeup by interrupts
  - Stop mode: Wakes up by I/O, QC I/O, and CC-PHY
- Packages
  - SOP10L
  - SOP14L
  - QFN16L
  - QFN20L

## 1.2 Description

The SNPD1680 Series is a highly integrated USB Type-C port controller that complies with the latest USB Type-C and Power Delivery (PD) standards. With SONiX's proprietary 8051 technology, the SNPD1680 Series consists of an 8-bit 8051 processor, a 16 KB on-chip flash programming memory, a complete Type-C USB-PD transceiver, an integrated feedback control circuit for voltage (VBUS) regulation, and all termination resistors required for a Type-C port. Featuring multiple I/Os, well-integrated BOM, and system-level ESD protection, the SNPD1680 Series is well-suited for power adapter applications.

### 1.3 Selection Table<sup>1</sup>

Table 1-1 SNPD1680 Series Selection Table

Name	Flash ROM	RAM	BMC PHY	QC I/O	Shunt LDO	LSCSA	ADC	Timer	I/O	Operating Voltage	Package	Tape & Reel Packing
SNPD1681CSG	16 KB	1.25 KB	✓	–	✓	✓	✓	2	0	3–24.5V	SOP10	–
SNPD16811CSG	16 KB	1.25 KB	✓	–	✓	✓	✓	2	0	3–24.5V	SOP10	–
SNPD1682ESG	16 KB	1.25 KB	✓	✓	✓	✓	✓	2	0	3–24.5V	SOP14	–
SNPD1683FJG	16 KB	1.25 KB	✓	✓	✓	✓	✓	2	2	3–24.5V	QFN16	–
SNPD1683FJGR	16 KB	1.25 KB	✓	✓	✓	✓	✓	2	2	3–24.5V	QFN16	✓
SNPD1684HJG	16 KB	1.25 KB	✓	✓	✓	✓	✓	2	4	3–24.5V	QFN20	–
SNPD1684HJGR	16 KB	1.25 KB	✓	✓	✓	✓	✓	2	4	3–24.5V	QFN20	✓

### 1.4 Functional Block Diagram




Figure 1-1 Functional Block Diagram

<sup>1</sup> All models of the SNPD1680 Series support SCP/OCP/OVP/UVP/OTP protection.

### Revision History

Date	Revision	Description
01-Sep-2020	1.0	Official release
08-Mar-2022	1.1	Added SNPD16811CSG and related information in Selection Table, Pin Assignment, and Pin Description Added SNPD1684HJG and related information in Selection Table, Pin Assignment, Pin Description, Package Dimensions, and Packing Quantity Information Updated Figure 6-1
31-May-2022	1.2	Added SNPD1683FJGR, SNPD1684HJGR, and related information in Selection Table, Table 6-1, and Table 6-2
24-Oct-2022	1.3	Updated Features \ Type-C and USB-PD support Updated Table 5-4 Updated Package Dimensions \ SOP10L and SOP14L

### Convention

<b>⚠ WARNING</b>	Indicates a hazard with a medium or low level of risk that, if not avoided, could result in minor or moderate injury.
<b>✂ TIP</b>	Indicates a tip that may help you solve a problem or save time.
<b>📖 NOTE</b>	Provides additional information to emphasize or supplement important points of the main text.

## Table of Contents

1	Introduction .....	1
1.1	Features.....	1
1.2	Description .....	2
1.3	Selection Table .....	3
1.4	Functional Block Diagram .....	3
2	Pin Assignment.....	7
2.1	SNPD1681C .....	7
2.1.1	Pin Assignment .....	7
2.1.2	Pin Description.....	8
2.2	SNPD16811C .....	9
2.2.1	Pin Assignment .....	9
2.2.2	Pin Description.....	10
2.3	SNPD1682E.....	11
2.3.1	Pin Assignment .....	11
2.3.2	Pin Description.....	12
2.4	SNPD1683F.....	13
2.4.1	Pin Assignment .....	13
2.4.2	Pin Description.....	14
2.5	SNPD1684H .....	15
2.5.1	Pin Assignment .....	15
2.5.2	Pin Description.....	16
3	System.....	17
3.1	MCU Subsystem .....	17
3.2	USB-PD Subsystem.....	17
3.2.1	USB-PD Physical Layer .....	17
3.2.2	ADC .....	17
3.2.3	Charger Detection (QCD+/QCD-) .....	17
3.2.4	VBUS Overcurrent and Overvoltage Protection .....	17
3.2.5	Low-side Current Sense Amplifier (LSCSA).....	18
3.2.6	MOSFET of Gate Driver on VBUS Path.....	18
3.2.7	VBUS Discharger FETs .....	18
3.2.8	Shunt Regulator .....	18
3.3	Power System .....	18
4	Application – Power Adapter.....	19
5	Device Operating Conditions .....	21
5.1	Absolute Maximum Ratings .....	21
5.2	Recommended Operating Conditions .....	21
5.3	AC Characteristics .....	25
6	Mechanical Data .....	26
6.1	Thermal Data .....	26
6.2	Package Information .....	26
6.2.1	Nomenclature.....	26
6.2.2	Marking .....	27
6.2.3	Package Dimensions .....	28
6.3	Packing Appearance and Storage Information.....	32
6.3.1	Packing Quantity Information .....	32
6.3.2	Packing Box/Carton Dimension .....	32
6.3.3	Temperature and Humidity Environmental Control Requirements in Storage.....	32
6.3.4	Shelf-life .....	32

## List of Figures

Figure 1–1	Functional Block Diagram .....	3
Figure 2–1	SNPD1681C Pin Assignment.....	7
Figure 2–2	SNPD16811C Pin Assignment.....	9
Figure 2–3	SNPD1682E Pin Assignment.....	11
Figure 2–4	SNPD1683F Pin Assignment.....	13
Figure 2–5	SNPD1684H Pin Assignment.....	15
Figure 4–1	Power Adapter Application with PMOS Control.....	19
Figure 4–2	Power Adapter Application with NMOS Control.....	20
Figure 6–1	Device Nomenclature.....	26
Figure 6–2	Example of Device Marking .....	27

## List of Tables

Table 1–1	SNPD1680 Series Selection Table.....	3
Table 2–1	SNPD1681C Pin Description .....	8
Table 2–2	SNPD16811C Pin Description.....	10
Table 2–3	SNPD1682E Pin Description .....	12
Table 2–4	SNPD1683F Pin Description.....	14
Table 2–5	SNPD1684H Pin Description .....	16
Table 3–1	Power Mode.....	18
Table 5–1	Absolute Maximum Ratings .....	21
Table 5–2	Recommended Operating Conditions .....	21
Table 5–3	Electrical Characteristics for DC Specifications .....	21
Table 5–4	Electrical Characteristics for I/O DC Specifications.....	22
Table 5–5	Electrical Characteristics for ADC DC Specifications .....	23
Table 5–6	Electrical Characteristics for Current Sense Amplifier .....	23
Table 5–7	Electrical Characteristics for DISC_MON.....	23
Table 5–8	Electrical Characteristics for VCC_DISC .....	23
Table 5–9	Electrical Characteristics for QCD+/QCD- Specifications .....	24
Table 5–10	Electrical Characteristics for CC1/CC2 Specifications .....	25
Table 5–11	Electrical Characteristics for Shunt Regulator Specifications.....	25
Table 5–12	Electrical Characteristics for Gate Driver Specifications .....	25
Table 5–13	AC Specifications.....	25
Table 6–1	Packing Quantity Information.....	32
Table 6–2	Inner Box/Carton Dimension.....	32
Table 6–3	Store Condition .....	32

## 2 Pin Assignment

- 2.1 SNPD1681C
- 2.2 SNPD16811C
- 2.3 SNPD1682E
- 2.4 SNPD1683F
- 2.5 SNPD1684H

The SNPD1680 Series is available in four package types, SOP10L, SOP14L, QFN16L, and QFN20L. Refer to the subsections below for the detailed pin assignment and pin descriptions of each package.

### 2.1 SNPD1681C

#### 2.1.1 Pin Assignment




Figure 2-1 SNPD1681C Pin Assignment

## 2.1.2 Pin Description


Table 2-1 SNPD1681C Pin Description

Name	Pin No.	Type <sup>2</sup>	Description
VDD	1	P	HV LDO output for digital and analog circuits
CATH	2	AI	Cathode of voltage regulation and compensation for other applications
VCC	3	P	Power supply input voltage
VSS	4	GND	Power supply ground
VBUS_CTRL	5	I/O	External MOSFET control
CC1	6	I/O	Type-C connector configuration channel 1
IS_P	7	AI	Positive input of a current sense amplifier for output current sensing
IS_N	8	AI	Negative input of a current sense amplifier for output current sensing
VFB	9	AI	Feedback input for the constant-voltage loop
IFB	10	AI	Feedback input for the constant-current loop

<sup>2</sup> Signal Types:  
 I = Input  
 O = Output  
 A = Analog signal  
 P = Power  
 GND = Ground

## 2.2 SNPD16811C

### 2.2.1 Pin Assignment



**Figure 2-2 SNPD16811C Pin Assignment**

## 2.2.2 Pin Description

Table 2-2 SNPD16811C Pin Description

Name	Pin No.	Type <sup>2</sup>	Description
VDD	1	P	HV LDO output for digital and analog circuits
CATH	2	AI	Cathode of voltage regulation and compensation for other applications
VCC	3	P	Power supply input voltage
VSS	4	GND	Power supply ground
VBUS_CTRL	5	I/O	External MOSFET control
CC1	6	I/O	Type-C connector configuration channel 1
CC2	7	I/O	Type-C connector configuration channel 2
IS_P	8	AI	Positive input of a current sense amplifier for output current sensing
IS_N	9	AI	Negative input of a current sense amplifier for output current sensing
VFB	10	AI	Feedback input for the constant-voltage loop

## 2.3 SNPD1682E

### 2.3.1 Pin Assignment




Figure 2-3 SNPD1682E Pin Assignment

## 2.3.2 Pin Description

Table 2-3 SNPD1682E Pin Description

Name	Pin No.	Type <sup>2</sup>	Description
IFB	1	AI	Feedback input for the constant-current loop
DISC_MON	2	AO	Type-C VBUS monitor with internal discharge FET
CATH	3	AI	Cathode of voltage regulation and compensation for other applications
VCC	4	P	Power supply input voltage
VSS	5	GND	Power supply ground
VBUS_CTRL	6	I/O	External MOSFET control
VDD	7	P	HV LDO output for digital and analog circuits
QCD+	8	I/O	USB D+ channel
QCD-	9	I/O	USB D- channel
CC1	10	I/O	Type-C connector configuration channel 1
CC2	11	I/O	Type-C connector configuration channel 2
IS_P	12	AI	Positive input of a current sense amplifier for output current sensing
IS_N	13	AI	Negative input of a current sense amplifier for output current sensing
VFB	14	AI	Feedback input for the constant-voltage loop

## 2.4 SNPD1683F

### 2.4.1 Pin Assignment




Figure 2-4 SNPD1683F Pin Assignment

## 2.4.2 Pin Description

**Table 2–4 SNPD1683F Pin Description**

Name	Pin No.	Type <sup>2</sup>	Description
P4.2	1	I/O	General purpose digital input/output
AIN3		AI	ADC input channel 3
VBUS_CTRL	2	I/O	External MOSFET control
VDD	3	P	HV LDO output for digital and analog circuits
QCD+	4	I/O	USB D+ channel
QCD-	5	I/O	USB D- channel
CC1	6	I/O	Type-C connector configuration channel 1
CC2	7	I/O	Type-C connector configuration channel 2
IS_P	8	AI	Positive input of a current sense amplifier for output current sensing
IS_N	9	AI	Negative input of a current sense amplifier for output current sensing
VFB	10	AI	Feedback input for the constant-voltage loop
IFB	11	AI	Feedback input for the constant-current loop
P1.5	12	I/O	General purpose digital input/output
AIN5		AI	ADC input channel 5
DISC_MON	13	AO	Type-C VBUS monitor with internal discharge FET
CATH	14	AI	Cathode of voltage regulation and compensation for other applications
VCC	15	P	Power supply input voltage
VSS	16	GND	Power supply ground

## 2.5 SNPD1684H

### 2.5.1 Pin Assignment




Figure 2-5 SNPD1684H Pin Assignment

## 2.5.2 Pin Description

Table 2–5 SNPD1684H Pin Description

Name	Pin No.	Type <sup>2</sup>	Description
P4.2	1	I/O	General purpose digital input/output
AIN3		AI	ADC input channel 3
VBUS_CTRL	2	I/O	External MOSFET control
VDD	3	P	HV LDO output for digital and analog circuits
QCD+	4	I/O	USB D+ channel
QCD-	5	I/O	USB D- channel
CC1	6	I/O	Type-C connector configuration channel 1
CC2	7	I/O	Type-C connector configuration channel 2
IS_P	8	AI	Positive input of a current sense amplifier for output current sensing
IS_N	9	AI	Negative input of a current sense amplifier for output current sensing
VFB	10	AI	Feedback input for the constant-voltage loop
IFB	11	AI	Feedback input for the constant-current loop
P1.4	12	I/O	General purpose digital input/output
AIN4		AI	ADC input channel 4
P0.5	13	I/O	General purpose digital input/output
P1.5	14	I/O	General purpose digital input/output
AIN5		AI	ADC input channel 5
VSS1	15	GND	Power supply ground
VDD1	16	P	HV LDO output for digital and analog circuits
DISC_MON	17	AO	Type-C VBUS monitor with internal discharge FET
CATH	18	AI	Cathode of voltage regulation and compensation for other applications
VSS	19	GND	Power supply ground
VCC	20	P	Power supply input voltage

## 3 System

- 3.1 MCU Subsystem
- 3.2 USB-PD Subsystem
- 3.3 Power System

---

### 3.1 MCU Subsystem

The SNPD1680 Series has a MCU subsystem, which integrates an 8-bit 8051 processor. The MCU subsystem includes a 16 KB flash ROM, a 1.25 KB RAM, and two 8-bit timers consisting of 32 MHz RC oscillators and 16 kHz RC oscillators to achieve high efficiency with low power consumption.

### 3.2 USB-PD Subsystem

#### 3.2.1 USB-PD Physical Layer

The USB-PD Physical Layer consists of a transmitter and receiver that communicate BMC-encoded data over the CC channel based on the PD 3.0 standard. All communication is half-duplex. The Physical Layer or PHY provides collision avoidance to minimize communication errors on the channel.

The USB-PD block includes all termination resistors ( $R_P$  and  $R_D$ ) and their switches as required by the USB-PD specification.  $R_P$  and  $R_D$  resistors are required to implement connection detection, plug orientation detection, and for establishing USB DFP/UFP roles. The  $R_P$  resistor is implemented as a current source.

According to the USB Type-C specification, a Type-C controller such as the SNPD1680 Series must present certain termination resistors depending on its role in its unpowered state. The Sink role in a power bank application requires  $R_D$  resistors to be present on the CC pins whereas the DFP role, as in a power adapter, requires both CC pins to be open. To be flexible for such applications, the SNPD1680 Series includes the resistors required in the unpowered state on separate pads or pins.

#### 3.2.2 ADC

The high precision 12-bit SAR ADC is used to detect and monitor analog signals of the peripherals such as the signals of the voltage detection circuit at CC1/CC2 and QCD+/QCD-, output voltage and current of VBUS, and internal thermal sensor and signals for external NTC thermal detection.

#### 3.2.3 Charger Detection (QCD+/QCD-)<sup>3</sup>

The D+/D- detection and charging protocol are compliant with conventional battery charging protocol (BC1.2) and Qualcomm Quick Charge 2.0/3.0/4.0/4.0+ charging protocols.

#### 3.2.4 VBUS Overcurrent and Overvoltage Protection

The VBUS voltage sensing circuit and the shunt regulator of the SNPD1680 Series form an integrated hardware protection circuit with fast response and adjustability for VBUS overvoltage and overcurrent protection.

---

<sup>3</sup> Only available with SNPD1682E, SNPD1683F, and SNPD1684H.

### 3.2.5 Low-side Current Sense Amplifier (LSCSA)

The SNPD1680 Series has a built-in current sensing circuit with input offset cancellation and programmable gain selections including 20, 40, 60, 80 and 100 V/V. With an external 5 mΩ precision resistor, the accuracy of the sensing circuit is 50 mA. The LSCSA also supports constant current mode in a power adapter application as a source.

### 3.2.6 MOSFET of Gate Driver on VBUS Path

A built-in gate driver controls the external MOS switch on the VBUS. The MOS switch is turned on when the Type-C sink side is attached. The MOS switch is turned off when the Type-C sink side is detached or an error (i.e. overcurrent, short circuit...) occurs.

### 3.2.7 VBUS Discharger FETs

The VBUS discharge circuit of the SNPD1680 Series discharges secondary-side bulk capacitor voltage when a device is removed or during voltage decrease (i.e. from 20V to 12V) to achieve the time requirement of the USB-PD specification. The typical value of the sink current is 16 mA.

### 3.2.8 Shunt Regulator

Two regulators are parallel and connected to an open-drain output, CATH pin. The operation of each feedback loop is similar to that of a typical TL431 shunt regulator except that VCATH operating range is wider, from -0.3V to VCC+0.3V, which enables simple designs of the converters with a wider output range.

The VFB DAC and IFB DAC convert the signals from the MCU subsystem to reference voltage and current (VREF\_CV and VREF\_CC) for the voltage and current feedback loops (VFB and IFB) respectively. The analog output range of the 11-bit DAC is from 0 to VDAC\_MAX (typically 3V), which makes output voltage resolution as small as 10 mV, 14.6 mV, or 20 mV to achieve high-precision CV regulation.

## 3.3 Power System

The SNPD1680 Series can operate from single external supply source, VCC (3.0V to 24.5V). When powered through VCC, the internal regulator generates a VDD of 5V for chip operation. The regulated supply is either used directly inside some analog blocks or further regulated VDD1 (5V), which powers the majority of the core using the regulators. The SNPD1680 Series has three different power modes: normal, idle, and stop. The POR (Power-on Reset) status is when power is valid and an internal reset source is asserted or the sleep controller is sequencing the system out of reset.

Transitions between these power modes are managed by the power system. When powered through the VCC pin, the VDD cannot be used to power external devices and should be connected to a 1 μF capacitor for regulator stability. These pins are not supported as power supplies. Figure 4–1 and Figure 4–2 show the application diagrams for capacitor connections.


**Table 3–1 Power Mode**

Name	Description
Normal Mode	Power is valid and the CPU is executing instructions.
Idle Mode	Power is valid and the CPU is not executing instructions. All logic that is not operating is clock gated to save power.
Stop Mode	The main regulator and most blocks are shut off. The stop regulator powers logic, but only the low-frequency clock is available.


## 4 Application – Power Adapter

The SNPD1680 Series controls the power supply to the device according to the response of the device from the handshake when the power adapter, the device, and the AC power supply are connected.

In the power converter application, the shunt regulator of the SNPD1680 Series forms a feedback path with an optocoupler. The feedback voltage from the VCC divider voltage and the CATH signal are combined and transmitted to the voltage comparator of the Shunt regulator through VFB to compare with VREF\_CV from VFB DAC. The feedback current, IS\_N and IS\_P, from the low side current sense amplifier and the CATH signal are combined and transmitted to the voltage comparator of the Shunt regulator through IFB to compare with VREF\_CC from IFB DAC. The Shunt regulator connects to CATH with optocoupler to feedback signals to the primary-side that has a converter, and to regulate the output voltage and current from the secondary-side where a device is connected depending on the feedback signals. When the power is supplied through VBUS, the SNPD1680 Series precisely charges various devices using the USB-PD or the QC protocol. Figure 4–1 and Figure 4–2 illustrate power adapter application with PMOS and NMOS control respectively.



**Figure 4–1 Power Adapter Application with PMOS Control**



**Figure 4-2 Power Adapter Application with NMOS Control**

## 5 Device Operating Conditions

- 5.1 Absolute Maximum Ratings
- 5.2 Recommended Operating Conditions
- 5.3 AC Characteristics

### 5.1 Absolute Maximum Ratings

Table 5–1 Absolute Maximum Ratings<sup>4 5 6</sup>

Parameter		Rating	Unit
Supply Voltage Ranges	VCC	-0.3 to 30	V
Input Voltage Ranges	CC1, CC2, QCD+, QCD-, VBUS_CTRL, DISC_MON, CATH	-0.3 to VCC + 0.3 (Max. 30V)	
	IS_P, IS_N, VFB, IFB, GPIO, ADC	-0.3 to 5.5	
Output Voltage Ranges	VBUS_CTRL	-0.3 to VCC + 8 (Max. 30V)	
	CC1, CC2, QCD+, QCD-, IS_P, IS_N, DISC_MON, GPIO, VDD	-0.3 to 5.5	
Ambient Temperature Ranges (T <sub>A</sub> )		-40 to 105	°C
Operating Junction Temperature Ranges (T <sub>J</sub> )		-40 to 105	
Storage Temperature Ranges (T <sub>STG</sub> )		-40 to 150	

### 5.2 Recommended Operating Conditions

Table 5–2 Recommended Operating Conditions

Parameter	MIN.	TYP.	MAX.	Unit
Supply Voltage, VCC	3.0	–	24.5	V
Supply Ground, Thermal pad	0	0	0	

Table 5–3 Electrical Characteristics for DC Specifications

Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Input Voltage	V <sub>CC</sub>	–	3.0	–	V
Output Voltage	V <sub>DD</sub>	V <sub>CC</sub> > 5.4V	4.8	5.0	
Input Capacitance	C <sub>VCC</sub>	–	1	–	μF
Output Capacitance for VDD	C <sub>VDD</sub>	–	1	–	
Supply Current for VCC	I <sub>VCC</sub>	–	–	20	mA

<sup>4</sup> Long-term exposure to absolute maximum ratings may affect device reliability, and permanent damage may occur if the operation exceeds the maximum ratings.

<sup>5</sup> All voltage values are with respect to VSS.

<sup>6</sup> The ratings are measured based on reference design.

Parameter	Conditions	MIN.	TYP.	MAX.	Unit	
<b>Normal Mode</b>						
VCC Power Consumption in the Normal Mode	$I_{VCC\_A}$	$V_{CC} = 5V, T_A = 25^\circ C, CC1/CC2$ in Tx or Rx, no I/O sourcing current, QCD+/QCD- output voltage, HVLDO/Shunt Regulator/DAC/LS CSA/ NMOS Gate Driver/ADC ON, CPU at 8 MHz	–	8	–	mA
<b>Idle Mode</b>						
VCC Power Consumption in the Idle Mode	$I_{VCC\_S}$	$V_{CC} = 5V, T_A = 25^\circ C$ , all blocks sleep except for CPU, CC/QCD+/QCD-, and Shunt Regulator/DAC/LS CSA/ADC ON	–	4	–	mA
<b>Stop Mode</b>						
VCC Power Consumption in the Stop Mode	$I_{VCC\_DS}$	$V_{CC} = 5V, T_A = 25^\circ C$ , Type-C not attached. CC/QCD+/QCD- attach function enabled for wakeup	–	450	–	$\mu A$

**Table 5–4 Electrical Characteristics for I/O DC Specifications<sup>7</sup>**

Parameter	Conditions	MIN.	TYP.	MAX.	Unit	
Input Voltage HIGH Threshold	$V_{IH}$	–	$0.7 \times V_{DD}$	–	$V_{DD}$	
Input Voltage LOW Threshold	$V_{IL}$	–	$V_{SS}$	–	$0.3 \times V_{DD}$	
Output Voltage HIGH Threshold	$V_{OH}$	–	$V_{DD} - 0.5V$	–	–	
Output Voltage LOW Threshold	$V_{OL}$	–	–	–	$V_{SS} + 0.5V$	
Internal Pull-up Resistance	$R_{PU}$	$V_{DD} = 5V$	–	50	–	k $\Omega$
Output Source Current	$I_{OH}$	$V_{OP} = V_{DD} - 0.5V$	–	10	–	mA
Output Sink Current	$I_{OL}$	$V_{OP} = V_{SS} + 0.5V$	–	10	–	mA
Input Leakage Current	$I_{LC}$	–	–	–	2.0	$\mu A$
VCONN Output Voltage Threshold	$V_{CONN}$	–	$V_{DD} - 0.5V$	–	–	V
VCONN Output Current Threshold	$I_{CONN}$	–	–	–	20	mA

<sup>7</sup> The parameters below apply to P0.5, P1.4, P1.5, and P4.2.

**Table 5-5 Electrical Characteristics for ADC DC Specifications**

Parameter		Conditions	MIN.	TYP.	MAX.	Unit
ADC Reference Voltage	$V_{ADC\_REF}$	–	2.0	–	$V_{DD}$	V
ADC Clock Frequency	$F_{ADCCLK}$	–	–	–	12	MHz
ADC Sampling Rate	$F_{ADCSMP}$	$V_{DD} = 5V$	–	–	200	kHz
ADC Offset Voltage	$V_{ADC\_Offset}$	–	-5.0	–	5.0	mV
No Missing Code	NMC	–	10	–	12	Bits

**Table 5-6 Electrical Characteristics for Current Sense Amplifier**

Parameter		Conditions	MIN.	TYP.	MAX.	Unit
CSA Accuracy	$V_{CM\_ACC1}$	$5\text{ mV} < V_{sense} < 10\text{ mV}$	-15	–	15	%
	$V_{CM\_ACC2}$	$10\text{ mV} < V_{sense} < 15\text{ mV}$	-10	–	10	
	$V_{CM\_ACC3}$	$15\text{ mV} < V_{sense} < 20\text{ mV}$	-6.0	–	6.0	
Register-programmable Current Sense Voltage Gain	$G_{Vv}$	+20/Step	20	–	100	V/V
Unit Gain Bandwidth	$U_{BW}$	–	–	250	–	kHz

**Table 5-7 Electrical Characteristics for DISC\_MON**

Parameter		Conditions	MIN.	TYP.	MAX.	Unit
VBUS Discharger Sinking Current	$I_{DISC\_MON}$	$V_{DISC\_MON} = 20V$	–	16	–	mA

**Table 5-8 Electrical Characteristics for VCC\_DISC**

Parameter		Conditions	MIN.	TYP.	MAX.	Unit
VCC Discharger Sinking Current	$I_{VCC\_DISC1}$	$V_{CC} = 20V$	–	20	–	mA
	$I_{VCC\_DISC2}$		–	40	–	
	$I_{VCC\_DISC3}$		–	60	–	
	$I_{VCC\_DISC4}$		–	80	–	
	$I_{VCC\_DISC5}$		–	100	–	
	$I_{VCC\_DISC6}$		–	120	–	

**Table 5–9 Electrical Characteristics for QCD+/QCD- Specifications**

Parameter	Conditions	MIN.	TYP.	MAX.	Unit	
QCD+ Pull-down Resistance	$R_{L\_D+}$	–	300	–	1500	k $\Omega$
QCD- Pull-down Resistance	$R_{L\_D-}$	–	14.25	–	24.80	
Register-programmable Output High Voltage	$V_{OH\_3.0V}$	–	2.70	3.00	3.30	V
	$V_{OH\_1.8V}$	–	1.62	1.80	1.98	
	$V_{OH\_0.6V}$	–	0.5	0.60	0.7	
	$V_{OH\_APPLE}$	Apple 2.4A mode	2.43	2.70	2.97	
Register-programmable Input Trip Voltage	$V_{IH\_D+D-}$	–	1.90	2.00	2.10	
		–	0.90	1.00	1.10	
		–	0.25	0.325	0.40	
QCD+ QCD- Switch On-Resistance	$R_{ON\_D+D-}$	–	–	20	40	$\Omega$
Output Low Voltage	$R_{LOAD} = 6\text{ k}\Omega$	$V_{OL\_3V}$	–	–	0.20	V
		$V_{OL\_1.8V}$				
		$V_{OL\_0.6V}$				

**Table 5–10 Electrical Characteristics for CC1/CC2 Specifications**

Parameter	Conditions	MIN.	TYP.	MAX.	Unit	
Output High Voltage	$V_{OH}$	–	1.04	–	1.20	V
Output Low Voltage	$V_{OL}$	–	-0.075	–	0.075	
Rise Time/Fall Time	$T_{RISE}/T_{FALL}$	–	300	–	675	ns
DFP CC Termination for Default USB Power	$I_{CC\_default}$	–	68	80	92	$\mu$ A
DFP CC Termination for 1.5A power	$I_{CC\_1.5A}$	–	165	180	194	
DFP CC Termination for 3.0A power	$I_{CC\_3A}$	–	303	330	356	
UFP CC Termination	$R_d$	–	4.59	5.10	5.61	k $\Omega$
Power Cable Termination	$R_a$	–	800	1000	1200	$\Omega$

**Table 5–11 Electrical Characteristics for Shunt Regulator Specifications**

Parameter	Conditions	MIN.	TYP.	MAX.	Unit	
Off-State CATH Current	$I_{CATH\_OFF}$	Open-circuited CATH pin	–	–	2.0	$\mu$ A
Maximum CATH Sinking Current	$I_{CATH\_MAX}$	–	2.0	–	20	mA

**Table 5–12 Electrical Characteristics for Gate Driver Specifications**

Parameter	Conditions	MIN.	TYP.	MAX.	Unit	
Gate to Source voltage driving external FETs	$V_{GS}$	–	4.5	–	8	V
Resistance when pull-down enable	$R_{PD}$	–	–	–	4	k $\Omega$

## 5.3 AC Characteristics

**Table 5–13 AC Specifications**

Parameter	Conditions	MIN.	TYP.	MAX.	Unit	
Main oscillator frequency	$F_{CPU}$	–	–	–	32	MHz
Low frequency oscillator	$F_{ILRC}$	–	–	16	–	kHz
Wakeup from idle mode	$T_{IDLE}$	–	–	180	–	$\mu$ s
Wakeup from stop mode	$T_{STOP}$	–	–	350	–	
Power-on I/O Initialization Time	$T_{POR}$	–	–	6.25	–	ms

## 6 Mechanical Data

- 6.1 Thermal Data
- 6.2 Package Information
- 6.3 Packing Appearance and Storage Information

### 6.1 Thermal Data

The permissible operating temperature range for the bearing is -40°C to 105°C.

### 6.2 Package Information

#### 6.2.1 Nomenclature





Figure 6-1 Device Nomenclature

### 6.2.2 Marking


The product ID and symbols shown in the figure below represents an example and may vary according to different packages.





**Figure 6-2 Example of Device Marking**

## 6.2.3 Package Dimensions


### I. SOP10L (150 MIL)



TOP VIEW



SIDE VIEW




DETAIL "A"

Symbols	Dimension in mm <sup>8</sup>			Dimension in inch		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	–	–	1.75	–	–	0.069
A1	0.10	–	0.25	0.004	–	0.010
B	0.30	–	0.45	0.012	–	0.018
D	4.90 BSC			0.193 BSC		
E	3.90 BSC			0.153 BSC		
e	1.00 BSC			0.039 BSC		
H	6.00 BSC			0.236 BSC		
L	0.40	–	1.27	0.016	–	0.050
θ	0°	–	8°	0°	–	8°


<sup>8</sup> Controlling dimension: millimeter (mm)

## II. SOP14L (150 MIL)




Symbols	Dimension in mm <sup>8</sup>			Dimension in inch		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.75	—	—	0.069
A1	0.05	—	0.25	0.002	—	0.010
B	0.31	—	0.51	0.012	—	0.020
D	8.65 BSC			0.340 BSC		
E1	3.90 BSC			0.154 BSC		
e	1.27 BSC			0.050 BSC		
E	6.00 BSC			0.236 BSC		
L	0.40	—	1.27	0.015	—	0.050
$\theta$	0°	—	8°	0°	—	8°

### III. QFN16L (4 x 4 x 0.8 mm, Pitch: 0.65 mm)



Symbols	Dimension in mm <sup>ø</sup>			Dimension in inch		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.80	0.90	0.028	0.031	0.035
A1	0.00	0.02	0.05	0.000	0.001	0.002
A3	0.20 REF			0.008 REF		
b	0.25	0.30	0.35	0.010	0.011	0.012
D	4.00 BSC			0.157 BSC		
E	4.00 BSC			0.157 BSC		
e	0.65 BSC			0.025 BSC		
D2	2.00	2.40	2.80	0.078	0.094	0.110
E2	2.00	2.40	2.80	0.078	0.094	0.110
L	0.30	0.40	0.50	0.011	0.015	0.019

### IV. QFN20L (4 x 4 x 0.8 mm, Pitch: 0.5 mm)



Symbols	Dimension in mm <sup>8</sup>			Dimension in inch		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.80	0.90	0.028	0.031	0.035
A1	0.00	0.02	0.05	0.000	0.001	0.002
A3	0.20 REF			0.008 REF		
b	0.18	0.24	0.30	0.007	0.010	0.012
D	4.00 BSC			0.157 BSC		
E	4.00 BSC			0.157 BSC		
e	0.50 BSC			0.020 BSC		
D2	1.90	2.30	2.70	0.075	0.090	0.106
E2	1.90	2.30	2.70	0.075	0.090	0.106
L	0.30	0.40	0.50	0.012	0.016	0.020

### 6.3 Packing Appearance and Storage Information

#### 6.3.1 Packing Quantity Information

**Table 6-1 Packing Quantity Information**

Type	Pin Count	Carry Type	Package Size	IC Q'ty per Tube or Tray or Reel	Tube or Tray or Reel Q'ty per Inner Box	Total Q'ty in One Inner Box	Inner Box Q'ty per Carton	IC Q'ty per Carton
SOP	10	Tube	150 MIL	100	100	10000	6	60000
SOP	14	Tube	150 MIL	58	100	5800	6	34800
QFN	16	Tray	4 x 4	490	10	4900	6	29400
QFN	16	Tape & Reel	4 x 4	2500	1	2500	10	25000
QFN	20	Tray	4 x 4	490	10	4900	6	29400
QFN	20	Tape & Reel	4 x 4	2500	1	2500	10	25000

#### 6.3.2 Packing Box/Carton Dimension

**Table 6-2 Inner Box/Carton Dimension**

Inner Box/Carton	Carry Type	Dimension in mm
Inner Box	Tray	358 x 159 x 88
	Tube	610 x 170 x 100
	Tape & Reel	355 x 340 x 50
Carton	Tray	555 x 435 x 280
	Tube	630 x 360 x 345
	Tape & Reel	560 x 360 x 385

#### 6.3.3 Temperature and Humidity Environmental Control Requirements in Storage

**Table 6-3 Store Condition**

Control Requirement	Specification
Temp. (°C)	24 ± 6
Humid. (%RH)	60 ± 20

#### 6.3.4 Shelf-life

1. The shelf life for unopened vacuum pack products is four years after the date on the label.
2. Once the packaging is opened the product should be conducted SMT process within 168 hours and environmental control is under ≤ 30°C / 60 %RH.
3. If the product has been exposed to the room environment for more than 168 hours, it should be baked in an oven at 125°C for 10 hours and vacuum packed.

## TERMS AND CONDITIONS<sup>9</sup>

1. **Content:** SONiX Technology Co. Ltd. ("SONiX") provides this information as a convenient reference solely for its customers. While SONiX takes care to prepare this information, it may contain typographical errors or outdated technical information as SONiX continues to update its products with enhancements and improvements. Customers should inquire of the appropriate SONiX representative to obtain the latest relevant information concerning specific SONiX product(s) before placing orders. All SONiX's products are sold subject to SONiX's terms and conditions of sale that are supplied at the time of acceptance by SONiX.

2. **No Warranty:** The information contained in this document is presented only as a reference for SONiX's customers. SONiX does not warrant or represent that any license, either express or implied, is granted by this document relating to any combination, machine, or process in which SONiX's products are used (or to be used). Information in this document regarding third-party products is not a license for use of such products, or a warranty or endorsement thereof. No license to any intellectual property is granted by this document, whether express or implied, by estoppel or otherwise. Absent a written signed agreement or except as provided in the relevant terms and conditions of sale for a specific product, and to the maximum extent allowable by law, SONiX and its third-party suppliers (1) ALL SONiX PRODUCTS ARE SOLD "AS-IS, WHERE-IS," (2) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION, AND LOSS OF DATA, and (3) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NON-INFRINGEMENT.

3. **Customers' Use:** While from time to time SONiX may assist customers with its products, SONiX undertakes no responsibility or liability for its customer's own design, application and use of SONiX's products, including but not limited to: (a) determining the appropriateness of the use of SONiX's products in the desired design or application; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits or other referenced documents provided by SONiX; and (c) validating all operating parameters for such designs and applications.

4. **Improper & Unintended Use:** SONiX'S PRODUCTS ARE NOT INTENDED NOR WARRANTED FOR USE IN OR FOR (1) EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY OR RELIABILITY, OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE, OR SERIOUS PUBLIC IMPACT or (2) ANY PRODUCTS OR SYSTEMS WHOSE MANUFACTURE, USE OR SALE IS PROHIBITED UNDER ANY APPLICABLE LAW OR REGULATIONS ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the military or aerospace industry, medical equipment, equipment used for automobiles, trains, ships, and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators, and escalators, devices related to electric power, and equipment used in finance-related fields. Users acknowledge and agree that any Unintended Use of SONiX's products is solely at the user's own risk and without recourse to SONiX or any of its suppliers, agents or representatives in connection therewith.

<sup>9</sup> The information contained in this document is the property of SONiX, and none of it may be used, reproduced or distributed without the express written permission by SONiX.

## SONiX Technology

### Headquarter

10F-1, No.36, Taiyuan Street,  
Zhubei City, Hsinchu, Taiwan  
Tel: +886-3-5600-888  
Fax: +886-3-5600-889  
<http://www.sonix.com.tw/masterpage-en>

### Japan Office

Kobayashi bldg. 2F, 4-8-27, Kudanminami,  
Chiyodaku, Tokyo,  
102-0074, Japan  
Tel: +81-3-6272-6070  
Fax: +81-3-6272-6165  
[jpsales@sonix.com.tw](mailto:jpsales@sonix.com.tw)

### Shenzhen Office

High Tech Industrial Park,  
Shenzhen, China  
Tel: +86-755-2671-9666  
Fax: +86-755-2671-9786  
[mkt@sonix.com.tw](mailto:mkt@sonix.com.tw) | [sales@sonix.com.tw](mailto:sales@sonix.com.tw)

### United States Representative

Tim Lightbody  
Tel: +1-714-330-9877  
[usa@sonix.com.tw](mailto:usa@sonix.com.tw)

### Taipei Office

15F-2, No.171, Song Ted Road,  
Taipei, Taiwan  
Tel: +886-2-2759-1980  
Fax: +886-2-2759-8180  
[mkt@sonix.com.tw](mailto:mkt@sonix.com.tw) | [sales@sonix.com.tw](mailto:sales@sonix.com.tw)

### Hong Kong Office

Unit 2603, 26/F CCT Telecom Building,  
No. 11, Wo Shing Street, Fo Tan,  
New Territories, Hong Kong  
Tel: +852-2723-8086  
Fax: +852-2723-9179  
[hk@sonix.com.tw](mailto:hk@sonix.com.tw)

### Chengdu Office

Tian Fu Software Park,  
Cheng Du City, China  
Tel: +86-28-8533-1818  
Fax: +86-28-8533-1816  
[mkt@sonix.com.tw](mailto:mkt@sonix.com.tw) | [sales@sonix.com.tw](mailto:sales@sonix.com.tw)